## ATTY. DOCKET NO. U.S. SERIAL NO. 10746/23 09/754,632 APPLICANT(S) Kazuo Aoyama et al. FILING DATE PTO-1449 FORM ATTY. DOCKET NO. U.S. SERIAL NO. 09/754,632 GROUP 2815

## **U. S. PATENT DOCUMENTS**

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
DL	5,256,911	October 26, 1993	Mark A. Holler et al.			/_
	5,305,250	April 19, 1994	Fathi M. A. Salam et al.			
	4,873,661	October 10, 1989	Yannis Tsividis			
DL	5,343,555	August 30, 1994	Gökce Yayla et al.			

FOREIGN PATENT DOCUMENTS

			·			TRANSLA	MOIT
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
DL	WO 99/66419*	December 23, 1999				Abst.*	
DL	EP 1 014 274 A1	June 28, 2000	Ецгоре			English	
DL	11-194924	July 21, 1999	Japan	/		Abst.	

<sup>\*</sup>Corresponds to EP 1 014 274 A1 (English).

## OTHER DOCUMENTS

EXAMINER INITIAL		AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
DL	✓	Czezowski, Peter J. et al. "Fuzzy Neurons: A Coarse-Grained Reconfigurable Element for Computational Intelligence"; Electrical and Computer Engineering, 1999 IEEE Canadian Conference on Edmonton, Alta., Canada 9-12 May 1999, Piscataway, NJ, USA, IEEE, US, 9 May 1999, pp. 1074-1080.
Ŋί	/	Horio, Y. et al. "Switched-Capacitor Chaotic Neuron for Chaotic Neural Networks"; Proceedings of the International Symposium on Circuits and Systems. (ISCS). Chicago, May 3-6, 1993, New York, IEEE, US, vol. 2, 3 May 1993, pp. 1018-1021.
DL	✓	Shibata, Tadashi et al. "FA 15.3: Real-Time Reconfiguration Logic Circuits Using Neuron MOS Transistors"; IEEE International Solid State Circuits Conference, IEEE Inc. New York, US, vol. 36, February 1993, pp. 238-239, 295.

EXAMINER	1	Jam	DATE CONSIDERED 11/04
EXAMINER: Initial if citation considered. Include copy of this	•	y or not citation is in conformance with M.P.E.P. 609; draw communication to applicant.	line through citation if not in conformance and

OIPE APR 0 6 2001

Form I	10	- 1	14	9	_	-		100040.00 07*14	4117. 00 Ca 61 -0.		440 m =0.		•
(AST.	:-:	31				_			09/754,632				
INF	DRA	AAT	10	N E	)   \$	CL	BURE E	TATEMENT	Kazuo AOS	/AMA. 4	t al		
				. Y	A	PPL	ICANI		10 10 0 00 TE				
		n	***	-	40	-	Julia 17 2002						
					•			U.S. PATE	NT DOCUMENTS		<del></del>		
6 4 4 40 0 E 0 10 17 14 L		7-		-1-1		,=0 ( <sup>(</sup>	9416	1 .		67.40	BY 05 L 4 8 8	10 216	D41
B17 105	-	╁╌	1	$\Box$	T	П	<del> </del>	<del>                                     </del>			T .		-
		L	Ц		1	Ш				┵			
		I	П		1	П	1	i			l		
		┼-	Н	+	十	++	<del> </del>	1				}	
		ļ_	Ц	4	4	#	<del> </del>	<del> </del>			<del> </del>	╁╌	
1		١.	П	1		Н	[	1		_L	<u> </u>		
			П	1	T	17			•		1	j	
	_	-	Н	+	+	╀	<del> </del>	<del> </del>		<del></del> -		<u> </u>	
		Ц	$\sqcup$	$\perp$	$\downarrow$	Ш	<u> </u>	<del> </del>		<del></del>	<del> </del>		<del></del>
- 1						11	1		<u> </u>		L		
<del>,                                    </del>		П	7	1	Τ	$\sqcap$							•
	_	$\vdash$	+	╁	╁	Н	<del></del>	<del> </del>			<del>                                     </del>		
			4	_	L	Ш		ļ <u>-</u>		<del></del>	ļ		
- 1			ı					[·			ľ		
	_	$\Box$	$\dagger$	†	Г	$\vdash$	!			1			
			1	1	L	Щ	L	L			L	l	<del></del>
				_				<del> </del>	ENT DOCUMENTS	<del></del>	·	144416	4 T10=
- 1		∞0			-	• 8 •	9475	60u=1	•	Chass	Mecr-H	763	•0
DL		7-	īT	d i	Ь	42	6/23	/95 Japa	n			x	
		6 -	;	74	Н	7	3/18					х	
DL	_		1	$\perp$		1	3, 10,			-			<del> </del>
			1		Н					_			<u> </u>
			+	1	П	$\top$		·					{
		$\dashv$	+	+	Н	╁						<del> </del>	_
				L	L	Ш	<u> </u>			ــــــــــــــــــــــــــــــــــــــ	1	L_ <i>/</i> _	<u> </u>
									icle, Dote, Postment f				
			u:	~	\ e-1	hi	Sawad	a. et al.,	"Consider	ation	for a	Rec	onfigur
DL !	<b>/</b>												
<u> </u>			DI	· n /	10	r /	ID TET	CE CPSYYV	1-HY, DD. 5	1-70/	147.4		
1	1		<b>k</b> a	z	10	Αc	yama,	et al., "/	Design Me	thod i	or a	Circ	nic Aic
pl	4	V	Nε	ui	0	n I	105 Fu	nction",	PECHNICAL P	OOO CEPURI	OF ID	102.	
									Nov. 27, 19		ignin	ga	Circuit
_,	1	L	N é	12 l	20	n A(	OS Tr	ansistors	Realizing	any Lo	gic F	unct	ion". I
01	•		ii :	2 <b>+</b> 1	٦.	พดเ	rkshop	on Circu:	its and bys	stems :	in Kar	uiza	wa, pp.
Lanint	_	ــــ	1	3-	-1	18	<del>, Apri</del>	1 24-251 P	000 Batt Comindento				
,	-		4		.1	١ ١	1:		•		11/0	4	
		-	<del>[-</del>	•	4	-	-			m7EP 407; C			iles if ant

Form PTO-1448 (A17. 2-21) w.s. 52\*\*\*\*\* or compact INFORMATION DISCLOSURE STATEMENT APPLICAGT Kazuo AOYAMA BY APPLICANT (Vac arread shorts if accessary) Jan. 4, 2001 U.S. PATENT DOCUMENTS #16100 D41 -FOREIGN PATENT DOCUMENTS \*\*\*\*\*\* -475 -VE0 1 OTHER DOCUMENTS line beding Author, Title, Dois, Portment Pages, Etc.) Kazuo Aoyama, etgal., "A Design of a Circuit with Neuron MOS Transistors Realizing Any Symmetric Function", proceedings of the 2000 IEICE GENERAL CONFERENCE, pp. 855 March 31, 2000. Kazuo Aoyama, et al., "A Threshold Logic-Based Reconfigurable Logic Element with a New Programming Technology", 10th International Conference, FPL 2000, pp. 665-674, August 2000 [ | Anim [ 0 DATE CONSIDERED

nes and aut spay dested. Bestiebt says of this large with aspet some

PADEMAR

			}			₹		j		,			~		· 2 ·
			· 				_							_3	<u>- 3</u> .
	a. [			48			•	v.s. <u>64</u>	tatel or comets	SE   4131.	09/754,632			632	
	n F O	RM.	ATI		_			OBURE LICANT	STATEMENT	<u>Ka</u>	Kazuo AOYAMA, et al.				
<del>                                     </del>			יש	-	***	401	٠.	ets il sec		Jan	4, 200	4. 2001 2815			
						<u>.</u>		т	U.S. P	TENT DOC	VWENTS.	<del>,</del>		<del></del>	
1017-01		4			107		***					CLAN	en ecra	<u>" ":</u>	P20P2
	$\perp$	$\perp$	_	$\perp$	L	Ц	$\sqcup$					<u> </u>			
					l	$\  \ $		1					1 .	1	
_	Т		T	Τ	Γ	П	T	T						T	
	T	T	T				1							1	
	$\top$	+	†		П	H.	†	<del>                                     </del>	-				+	+-	
	+	+	$\dagger$	H	Н	+	$\dagger$		<del> </del>				<del> </del>	+-	
	+	+	$\dagger$	Н	7	+	t	<del> </del>	<del> </del>	•	<del></del>		<del> </del>	┼	
	+	+	╁	Н	┪	+	╁	ļ	<del> </del>	<del> </del>			<del> </del>	-	
	+	+	+-	Н	+	╁	+	ļ	<del> </del>					-	
	+-	+	+	+	┽	╀	Н								
	╁	╀	$\mathbb{H}$	+	+	╀	Н								
		L	Ц	╧	T		Ц		<u></u>		l				
	т-	T	-	_	_	_	1		POREIGH PA	TENT DOC	JWENTS				
	↓_	-	~~ 	···	·•	7	1	•••	· · · ·			CL+16	macr+17	761	=0
	<b> </b>	_	Ц	1	ļ	Ц									<u> </u>
	<u> </u>	L	Ц	l	L	Ш									
					Г	П	T								<del>                                     </del>
				T	Γ	П	T		·						
				T	T	П	1				·				<del>                                     </del>
	<u> </u>			01	i ne		000	CUMENTS	fine being Avine.	Title, Dota, f	Pestament Pages	, En.J		-/-	<del></del>
			Ta	ad	as	hi	Ĺ	Shiba	ta, et al	., "À	Function	ona 1	MDS T	rans	istor
ル	~	П	Fe	ea i	tυ	ıri	'n	g Gat	e-Level V	leighte	d Sum a	and T	hresh	old	<del></del>
		П	39	θ,	N	ю.	. 1	б, рр	IEEE TRAN . 1444-14	55, Ju	ne 1992	2.			
L	/	Н	Te	d	<del>a s</del>	hi		Shiba	<del>ta, et al</del> g Neuron	T, "Re	al Time	Rea	onfig	urab	le Log:
	<del>                                     </del>		S	1	īd	-5	t	ate C	ircuits (	onfere	псе, 19	93.			
L	/	H	S. Ki	D.	we.	Br	Ω A	wn, e	t al., "F ic Publis	ield-P hers	rogramm	able	Gate	Arr	ays".
_	•	1		-		-									
LANIE			_	_	7	_		1		DATE COMBI	DEAED	_	104		

. . . . .

TIMES RMATION DISCLOSURE STATEMENT BY APPLICANT PTO-1449 FORM

ATTY. DOCKET NO. 10746/23	U.S. SERIAL NO. 09/754,632
APPLICANT(S) Aoyama, et al.	
FILING DATE	GROUP

## **U. S. PATENT DOCUMENTS**

EXAMINER INITIAL	PATENT NUMBER	PATENT DATE	NAME	CLASS	SUBCLASS	FILING DATE
pc	5 990 709	November 23, 1999	Thewes, et al.			

FOREIGN PATENT DOCUMENTS

						TRANSL	ATION
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
DL	0 566 739	October 27, 1993	Europe	•			
DΙ	0 685 807 ✓	December 6, 1995	Europe				

OTHER DOCUMENTS

EXAMINER INITIAL		AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
DL	/	Kotani, K., et al. "Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections" ELECTRON DEVICES MEETING, 1992. TECHNICAL DIGEST., INTERNATIONAL SAN FRANCISCO, CA, USA 13-16 DEC. 1992, NEW YORK, NY, USA, IEEE, US, 13 December 1992, pp. 431-434.
DL	<b>√</b>	Tadashi, Shibata, et al. "Neuron MOS Voltage-Mode Circuit Technology for Multiple-Valued Logic" IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng. Tokyo, JP, vol. E76-C, no.3, 1 March 1993, pp. 347-356.

EXAMINER	+	) of	1	7n-	DATE CONSIDERED	11/04
				,		

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED
HAR 10 2003
TC 2800 MAIL RO